Part Number Hot Search : 
SATCR1 H13003A MC33151P HA1211 2SD1047E TK11333B 2N440 FDB28N30
Product Description
Full Text Search
 

To Download AND-TFT-64PA Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 AND-TFT-64PA
320 x 234 Pixels LCD Color Monitor
The AND-TFT-64PA is a compact full color TFT LCD module, that is suitable for applications such as a car TV, portable DCD, GPS, multimedia applications and other AV equipment. This device consists of a twisted nematic (TN) liquid crystal cell, that incorporates a TFT-array that has 320 x 234 pixels on a 6.4 inch diagonal screen, X and Y drivers, an LSI controller, and a built-in CCFL backlight and inverter (with optional board.)
Features
* 6.4 inch (16 cm) diagonal screen * Compatible with NTSC & PAL system * High brightness CCFL backlight (300 Nits) * Slim and compact * Operating temperature range -20 to 70 C * Storage temperature range -30 to 80 C * 12V single power supply (with optional board) * High brightness * RoHS compliant
Mechanical Characteristics Item Specification Screen Size Surface Treatment Display Format Active Area Dot Pitch Pixel Configuration Outline Dimensions Weight 6.4 inch (16 cm) diagonal Anti-Glare + WV film 320 (W) x 234 (H) 129.6 (W) x97.34 (H) 0.135 (W) x 0.416 (H) Stripe 156.3 typ. (W) x 119.8 (H) x 14.3 typ (D) 235
Unit inch - dot mm mm - mm g
Absolute Maximum Rating Item Analog Supply Voltage for Source Driver Digital Positive Supply Voltage for Gate Driver Negative Symbol VCC VDD VGH VGL VGH VGL Analog input voltage (VR, VG, VB) Digital input signals Digital output signals Storage Temperature Operation Temperature
(defines that contrast, response time & other display optical characteristics are Ta=+25.)
Conditions -
Absolute Maximum Rating Unit Min. Max. -0.3 -0.3 +7.0 +7.0 +45 +0.3 +40 +7.3 +5.5 +5.5 +80 +70 V V V V V V C C V
- -
-0.3 -23 +15
VDD - - - -
-
-0.3 -0.5 -0.5 -30 -20
HSY, POLC, CSY, VSY, CLKC PSI, COMPS, VIY - -
Product specifications contained herein may be changed without prior notice. It is therefore advisable to contact Purdy Electronics before proceeding with the design of equipment incorporating this product.
1/28/08
Purdy Electronics Corporation * 720 Palomar Avenue * Sunnyvale, CA 94085 Tel: 408.523.8200 * Fax: 408.733.1287 * sales@purdyelectronics.com * www.purdyelectronics.com
1
AND-TFT-64PA
Electrical Specification Item Symbol IGH Current Consumption for Driver IGL ICC IDD Lamp voltage Lamp current Lamp frequency Kick-off voltage (25C)
for LCD Panel
Conditions VGH = +17V VGL = -15V VCC = +5V VDD = +5V IL = 6mA -
The waveform of lamp driving voltage should be as close to a perfect SIN wave as possible
Specifications Min. Typ. Max. - - - - 450 4 40 - - - - 0.07 9.81 6.67 22.22 560 6 60 730 292.79 3.36 3.65 0.08 10.31 7.65 24.64 730 8 80 840 - - -
Units mA mA mA mA Vrms mA KHz Vrms mW W W
VL IL FL VS - - -
- - calculated by IL_VL -
Power Consumption
for Backlight Lamp* TOTAL
* The power consumption for backlight is not included Recommended Operating Conditions Item Symbol VCC Power Supply VDD VGH VGL
Video Signal (VR, VG, VB) Digital Input Voltage Digital Output Voltage H Level L Level H Level L Level
Conditions - - - DC Component of VGL AC Component DC Component
Specifications Min. Typ. Max. +4.5 +4.5 +15.0 -16.0 - - +0.7 VDD -0.3 +0.7 VDD -0.3 +5.0 +5.0 +17.0 -15.0 +4.0 +2.5 - - - - +5.5 +5.5 +19.0 -14.0 +4.2 - VDD +0.3 VDD VDD +0.3 VDD
Unit V V V V V P-P V V V V V
Vi AC
Vi DC
VIH VIL VOH VOL
Backlight Driving and Power Consumption Pin No. 1 3* Symbol VL1 VL2 Description Input terminal (Hi voltage side) Input terminal (Low voltage side)
* Low voltage side of backlight inverter connects iwth Ground of inverter circuits.
2
Purdy Electronics Corporation * 720 Palomar Avenue * Sunnyvale, CA 94085 Tel: 408.523.8200 * Fax: 408.733.1287 * sales@purdyelectronics.com * www.purdyelectronics.com
1/28/08
AND-TFT-64PA
Optical Specifications Item Horizontal Viewing Angle Contrast Ratio Response Time Transmission Ratio Uniformity *** Brightness ** White Chromaticity ** Lamp Life Time +25C Rise Fall Vertical Symbol Conditions Specifications Min. Typ. Max. 50 60 - 35 40 - 50 55 - 110 150 - - 15 30 - 25 50 7.5 8.0 8.5 70 300 0.280 0.300 TBD 10,000 75 330 0.310 0.330 TBD - - - 0.340 0.360 TBD - Unit deg deg deg - ms ms % % cd/m2 - - - hr
(to 12 o'clock) (to 6 o'clock) CR Tr Tf T
U LUM x y Tc -
CR>10
at optimized viewing angle*
= 0
- - -
= 0
+25C
* Note: Contrast Ratio is measured in optimum common electrode voltage. CR> Luminance when LCD is White Luminance when LCD is Black
** 1. Topcon BM-7 (fast) luminance meter 2.0 field of view is used in the testing (after 20~30 minutes operation.) 2. Lamp Current: 6mA 3. Inverter model: TDK-347.
*** The uniformity of LCD is defined as: U= The Minimum Brightness of the 9 testing Points The Maximum Brightness of the 9 testing Points
Luminance meter: BM-5A or MB-7 fast (TOPCON) Measurement distance: 500mm +/- 50 mm Ambient illumination: < 1 Lux Measurement direction: Perpendicular to the surface of module. The test pattern is white (Gray Level 63.)
1. Input/Output Connector A) LCD Connector: 6200-20P (Molex) FFC Up Connector 20 Pins Pitch: 1.0 mm B) Backlight Connector: JST BHR-03VS-1 Pin No: 3 Pitch: 4.0 mm Pink: High Voltage White: Low Voltage
Purdy Electronics Corporation * 720 Palomar Avenue * Sunnyvale, CA 94085 Tel: 408.523.8200 * Fax: 408.733.1287 * sales@purdyelectronics.com * www.purdyelectronics.com
1/28/08
3
AND-TFT-64PA
Interface Pin Assignment Connector 1: Connector 1 (28 Pins) (Elco) 6200-500-28-800 Pin No. Symbol Function Horizontal Sync. Input / Output 1 HSY 2 POLC Video Polarity Alternating Signal 3 CSY/MCLK Composite Sync. Signal / Mclk Signal VGH Gate on voltage 4 5 6 7 8 9 10 11 12 13* 14 15 16 17 18 19 20 VGL VB VR VG GND VDD VCC GND CLKC VSY PSI COMPS VIY U/D R/L NP Gate off voltage (alternate every 1-H) Video Input B Video Input R Video Input G Ground Digital power input Logic power for gate driver Ground Control pin for select I/O signal Vertical Sync. Input / Output Synchronize pulse for external clock Select composite sync. mode & sync. separate mode Vertical sync. input pin for sync. separate mode Up/Down control for gate driver Left/Right control for gate driver NTSC/PAL Input I/O Input/Output Output Input Input Input Input Input Input Input Input Input Input Input/Output Input/Output Input Input Input Input Input Input
1. Pin 13 (CLKC) can select the function of pin 1 (HSY), 3 (CSY), and 14 (VSY) as follows:
CKC Hi Low Pin 1 (HSY) HSY output External Horizontal Sync. input Pin 3 (CSY) CSY input External Clock input Pin 14 (VSY) VSY output External Vertical Sync input
2. CKC = High:
a. If CKC = 1, the phase lock loop (pll) is adopted in the LCd module. b. Inputs CSY, the controller of LCD module will separate the Vertical Sync and Horizontal Synch from CSY. c. Out put Horizontal Sync (HSY , Pin 1) and Vertical Sync (VSY , Pin 14.) d. The internal detect will detect Vertical Sync to reset the vertical counter.
3. CKC = Low:
a. If CKC = 0, the phase lock loop (PLL) is not adopted in the LCD module. b. If CKC = 0, the external clock input frequency of Pin 3 is 6.4 MHz. c. Input external Vertical Sync. (VIY , Pin 17) and Horizontal Sync. (Pin1) to synchronize the LCD module. External Horizontal Sync and External Vertical Sync. input pulse can be high going or low going. d. The pulse width of external Horizontal SYnc. input is 4.7 s 2 s. The pulse width of external Vertical Sync. input is 2H~4H. e. The pulse length of external input Vertical Sync. of system is 262H 4H.
4. If there is any question about CKC = 0, please contact Purdy Electronics. 5. VGH TYP._+17V ; VGL TYP._-15V ; VDD TYP._+5V ; VCC TYP._+5V 6. The frequency of PSI is 15.75 KHz. 7. Pin 16 (COMPS) can select composite sync. mode OR sync. separate mode
Pin 16 (COMPS) Hi Low Pin 3 (CSY) CSY (Positive Edge) Hsync (Negative Edge) Pin 17 (VIY) NC Vsync (Negative Edge) 1/28/08
4
Purdy Electronics Corporation * 720 Palomar Avenue * Sunnyvale, CA 94085 Tel: 408.523.8200 * Fax: 408.733.1287 * sales@purdyelectronics.com * www.purdyelectronics.com
AND-TFT-64PA
8. Default Hi (+5V) for shift Right; Input Low (0V) for inverst (shift Left.) 9. Default Hi (+5V) for DOWN; Low (0V) for UP. 10. NTSC = Hi (+5V), PAL = LOW (0V).
Block Diagram
1/28/08
Purdy Electronics Corporation * 720 Palomar Avenue * Sunnyvale, CA 94085 Tel: 408.523.8200 * Fax: 408.733.1287 * sales@purdyelectronics.com * www.purdyelectronics.com
5
AND-TFT-64PA
Dimensional Outline
General mechanical tolerance = 0.5mm
6
Purdy Electronics Corporation * 720 Palomar Avenue * Sunnyvale, CA 94085 Tel: 408.523.8200 * Fax: 408.733.1287 * sales@purdyelectronics.com * www.purdyelectronics.com
1/28/08


▲Up To Search▲   

 
Price & Availability of AND-TFT-64PA

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X